Abstract-A two-stage cascaded converter is formed by connecting two subconverters in series. Output impedance of one subconverter will, therefore, interact with input impedance of the other subconverter. Such interaction may affect the system dynamics and stability, especially when one subconverter is constant-power-controlled, and hence, has different impedance characteristics when its power reverses. To lessen such constantpower effects, a control scheme that can coordinate impedance behaviors of the two subconverters is proposed. The idea is to reshape the low-frequency negative impedance of the constant-power subconverter to a positive resistance needed for neutralizing stability differences between the two directions of power flow. A smooth power reversal can thus be ensured, as verified through simulations and experiments performed with a scaled-down 400-W laboratory prototype.
. Cascaded converter with two subconverters (front-end DAB and rearend three-phase inverter).
One problem identified through the studies is the potential degradation of stability caused by two influences [6] . The first is due to interaction among different feedback loops of the subconverters, while the second is due to the so-called constant-powerload (CPL) effect, which if not compensated, will cause the CPLcontrolled subconverter to behave like a negative impedance [7] . The negative impedance will, in turn, have a higher tendency to destabilize the overall converter [8] . The scenario will be even more complex with bidirectional power flow, where the constant reversal of power will cause the CPL impedance to switch frequently between negative and positive values. Uncertainty related to the system stability will, therefore, surface, followed by the development of methods for resolving it. For example, in [9] and [10] , some analyses and optional flexible control schemes for bidirectional power management in a cascaded converter have been proposed. They have, however, not implemented control through impedance coordination, and are hence, different from the scheme proposed in this paper for the cascaded converter.
The scheme proposed in this paper has, in effect, converted the low-frequency impedance of the CPL subconverter to a positive resistance, regardless of its direction of power flow. Destabilization caused by negative impedance of the CPL subconverter is thus avoided, and the cascaded converter is now more stable and uniform in performance even when its power flow reverses. Fig. 1 shows a cascaded converter with a dual active bridge (DAB) and a three-phase inverter. Between these two subconverters is a dc-link capacitor for smoothing voltage ripple in the steady state [11] , and enhancing stability of the cascaded converter [12] . The converter shown in Fig. 1 is thus generally attractive, and has since been designed to have high power density, bidirectional capability, and zero-voltage switching [13] . Control wise, one of its subconverters has been tasked to regulate the dc-link voltage, while the other concentrates on regulating the amount of power flow [14] , [15] . Interactions based on this arrangement are now described as follows.
II. MODELING OF IMPEDANCE INTERACTION

A. General Impedance Interaction
The converter shown in Fig. 1 can alternatively be viewed as a source subsystem supplying a load subsystem like shown in Fig. 2 . Their overall input-to-output transfer function G AB can thus be expressed as [16] 
where G A and G B are transfer functions of the source and load subsystems, respectively, and T m is the minor loop gain for studying impedance interactions [17] . Expression for T m can further be expressed as (2) , if the source subsystem is tasked to regulate the dc-link voltage [18] . It changes to (3) when the source subsystem changes to regulating current or power flowing through the cascaded converter [19] .
where Z out−A is the output impedance of the source subsystem and Z in−B is the input impedance of the load subsystem. The observation noted is thus to set the numerator of T m to the impedance of the subsystem regulating voltage and its denominator to the impedance of the subsystem regulating current. More details about T m can be found in [20] . Fig. 3(a) shows the DAB subconverter with its input and output voltages notated as V in and V o , respectively. Also shown in the figure is leakage inductance L 1 of the transformer, which in practice, cannot be eliminated completely. The subconverter can then be controlled by phase-shifted modulation shown in Fig. 3(b) , where a phase shift ϕ has been inserted between the two H-bridges for regulating current or power flow. The average current flowing through the transformer I L can, in fact, be derived as where n is the turns ratio of the transformer, f s is the switching frequency, and D = φ π is the duty ratio or normalized phase shift.
B. DAB Impedance Modeling
Control scheme of the DAB subconverter can next be analyzed by referring to the typical double-loop scheme shown in Fig. 4 with an inner current loop and an outer voltage loop [21] . Both loops can be designed using typical proportional and integral controller (PI) tuning principles [22] , but should be proceeded with the inner loop first, before progressing to the outer loop [23] . The controller parameters are shown in the appendix.
Therefore, beginning with the inner current loop, its closedloop transfer function can be determined as
where K ip and K ii are proportional and integral gains of the inner PI regulator, T is the switching period, and G is the transfer function of the "current plant" block marked in Fig. 4 . Expression for G can, in fact, be determined as
whereD is the mean duty ratio of the phase shift. The outer voltage loop can next be designed with its output voltage transfer function expressed as
where K VP and K V i are proportional and integral gains of the outer PI regulator. Also found in (7) and Fig. 4 is the common gain g, added for changing the outer proportional and integral gains simultaneously. The DAB output impedance can then be derived from (7) as
from which Bode diagrams can be plotted, like shown in Fig. 5 . The observation noted from Fig. 5 is an inductive DAB output impedance at low frequency, before gradually becoming capacitive as frequency increases. Moreover, by reducing the common voltage gain g, output impedance in Fig. 5 increases, causing the dynamics of the cascaded converter to slow down, and hence, harder to stabilize. The same effects are also felt by the DAB subconverter when its power flow reverses. Its input impedance can, in fact, be expressed as (8) too, so long as the DAB subconverter is still voltage controlled, as proven in [24] . Fig. 6(a) shows the usual three-phase inverter with its inductive filter notated as L and r (for representing parasitic resistance). Its control scheme is also shown in Fig. 6(b) , which in principle, is the usual direct power control scheme used for regulating power flow through the inverter [25] . With this scheme, input impedance Z INV −in of the inverter in the forward direction and its output impedance Z INV −o in the reverse direction can be derived by balancing powers at the dc and ac sides of the inverter. The eventual expressions obtained are given in (9) and (10) with more details found in [24] . 
C. Inverter Impedance Modeling
Expressions from (11) and (12) can next be substituted into (9) and (10) for plotting those Bode diagrams shown in Fig. 7 . The diagrams can then be used for analyzing the inverter bidirectional impedances when viewed from the dc-link of the cascaded converter. As obviously seen, input impedance of the inverter is negative at low frequency (because of the −180°p hase shift) when power flows along the positive direction. Output impedance of the inverter (or rectifier) in the reverse direction is, however, positive and resistive. Moreover, in Fig. 8 , it has been noted that at low frequency, input impedance of the inverter reduces, as its load power increases. This observation is somehow anticipated, since input impedance at low frequency can roughly be approximated as −(V 2 dc )/P , which at high load power P, will lead to a small input impedance. Fig. 9 shows Nyquist plots of the minor loop gain obtained after substituting (8)- (10) into (2) . Notations used in the figure are T m for forward power flow and T m for reverse power flow. Parameters used with the plots are also described in Section IV-A. Regardless of those, Fig. 9 shows the gain margin of the reverse power flow being much bigger than that of the forward power flow when operated under the same conditions. The cascaded converter is thus more stable when its power flow reverses. Such differences may introduce uncertainty to the converter operation, especially at instants of power reversal. An impedance coordinative scheme is thus proposed in this paper for nullifying differences between the two directions of power flow.
D. Impedance Interaction With Conventional Scheme
III. IMPEDANCE COORDINATIVE CONTROL FOR CASCADED CONVERTER
As demonstrated in earlier section, CPL subconverter has different forward and reverse impedances, which at instants of power reversal, may lead to instability. To avoid such instability, the proposed impedance coordination tends to assimilate the two impedances, before smooth power transitions can be ensured. Fig. 10 shows the proposed scheme, where an additional impedance controller has been added when compared with the conventional scheme shown in Fig. 6 . The added controller is for varying the inverter output power in proportion to changes of the dc-link voltage. It can, therefore, be expressed as
A feature related to (13) for implementing the impedance controller for the inverter is its output will always be zero in the steady state. Its input, which is the dc-link voltage error, must hence also be zero in the steady state, which no doubt, cannot be guaranteed by (13) alone. Instead, it is guaranteed by the outer PI controller in Fig. 4 for regulating the dc-link voltage by the DAB. It is, therefore, possible for the impedance controller in (13) to compensate only during transient, but not in the steady state (zero output). The power command tracked by the inverter using Fig. 10 will, hence, still be P * , implying constant power control is not modified in the steady state. This feature is however lost, if the impedance controller in (13) for the inverter is replaced by a PI controller, whose integral part may not output zero in the steady state. The power command eventually tracked is hence not necessary P * , which when rephrased, simply means power controllability has been lost. It is, therefore, not encouraged to replace (13) with another PI controller, since precise dc-link voltage regulation has already been tasked to the DAB.
A. Impedance Modeling With Proposed Scheme
Omitting losses, power balancing between the ac and dc sides of the inverter results in
where V dc and I dc are the dc voltage and current of the inverter, and U d , I d , U q , and I q are its three-phase voltages and currents after transformed to the dq-rotational frame. In case where the d-axis is aligned with the grid voltage and power factor is controlled to unity, U d = 0 and I q = 0. Further assuming that the ac grid voltage is constant, ΔU d = 0 can be substituted into (14) , which then results in the small-signal power balance equation given as follows:
Additionally, small-signal d-axis current (ΔI d ) can be expressed in terms of the small-signal dc voltage as
ΔV dc (16) where
is the transfer function for relating the inverter dc voltage and ac current along the d-axis.
is given in Fig. 11 , from which its transfer function can be derived as (16)- (18), input impedance of the inverter can then be determined as
where I in is the reference input current. The same derivation can be repeated when the power flow reverses, giving rise to the following output impedance expression when viewed from the common dc-link.
where I o is the reference output current, and 
Output impedance of the inverter when power reverses can thus be expressed as
(21) The objective is next to increase magnitudes of the forward and reverse impedances expressed in (18) and (21), while at the same time, preventing the input impedance in (18) from being negative. A conservative simple criterion for the second requirement is to make 1.5G z (s) > I in , according to comparison between the denominators of (9) and (18). To further account for possible changes of current, 1.5G z (s) should eventually be set 3-5 times the nominal current value. Despite that, G z (s) should not be too large because of possible instability caused by small forward and reverse impedances of the inverter. Its value should, hence, be confined within the range defined in (22) , where the stable edge of K is again determined by drawing Nyquist plots like shown in Fig. 9 for the conventional scheme.
Bidirectional impedances of the inverter with the proposed scheme can subsequently be plotted in Fig. 13 for a power flow of 1 kW. Clearly, the negative input impedance associated with the conventional scheme in Fig. 7 has been turned to a positive resistance in Fig. 13 by the proposed scheme. Moreover, the forward input impedance at low frequency is only a little larger than the reverse output impedance at the same frequency. Both impedances can, therefore, be viewed as equal, which certainly, will cause lesser impact at instants of power reversal. It should, in addition, be mentioned that the aforementioned equalization of positive input and output impedances only occurs during transient. The equalization will not happen in the steady state, during which control of the DAB subconverter will keep V dc equal to V * dc , and hence, the output of G z (s) to be zero in Fig. 10 . The proposed scheme is, therefore, similar to the conventional scheme in the steady state, which when rephrased, means the inverter can still draw constant power in the steady state without degradation.
B. Impedance Interaction at Low-Power Level
The minor loop gain in (2) for demonstrating impedance interactions can be analyzed by substituting the DAB impedance from (5) and inverter bidirectional impedances from (15) and (18) with a comparatively low power of 1 kW assumed. Referring next to Fig. 5 , it can be seen that by decreasing the voltage gain g, the DAB impedance increases, and may hence cause instability if the inverter is controlled by the conventional scheme shown in Fig. 6(b) . Fig. 14 better shows this destabilization by drawing Nyquist plots obtained through varying the DAB impedance Z DAB . Beginning with Fig. 14(a) , the Nyquist plots are noted to move closer to (−1, 0), as the DAB impedance increases, while the inverter is delivering power along the forward direction. Stability is, therefore, gradually compromised. Such degradation is, however, not seen in Fig. 14(b) , where the reverse flow of power has been considered. More specifically, the Nyquist plots in Fig. 14(b) have gradually moved away from (−1, 0), rather than toward it. The conventional scheme in Fig. 6(b) is thus prominently different in performance, depending on the direction of power flow.
The same Nyquist plots can be drawn in Fig. 15 (a) and (b) when the inverter is controlled by the proposed scheme in Fig. 10 for delivering power in the forward and reverse directions. Unlike the conventional scheme, Nyquist plots of the proposed scheme do not move close to (−1, 0), as the DAB impedance increases. It is, therefore, stable regardless of the direction of power flow. Moreover, the Nyquist plots in Fig. 15(a) and (b) are closely similar, indicating that forward and reverse impedances of the inverter have been tuned approximately equal by the proposed scheme. Stability of the forward power transfer has, therefore, been improved, together with lesser disturbances anticipated at instants of power reversal.
C. Impedance Interaction at High Power Level
For illustrating differences in performance of the cascaded converter when power increases, Nyquist plots shown in Fig. 16 have been drawn for the case of load power increases from 1 to 21 kW along the forward flow path. In particular, Fig. 16(a) shows Nyquist plots of the conventional scheme crossing (−1, 0) more easily at high load power. It is, therefore, less stable. This expectation has been predicted earlier by noting that input impedance of the inverter along the forward direction can be approximated as −V 2 dc /P . At high load power P, a smaller input impedance will thus surface with accompanied stability degradation. Such degradation is, however, not seen in Fig. 16(b) , where Nyquist plots of the proposed scheme have remained far away from (−1, 0). The cascaded converter is thus stable even with a much higher load power. In other words, the proposed scheme is less load dependent than the conventional scheme.
IV. SIMULATION AND EXPERIMENTAL RESULTS
For verification, simulations have been performed using the PLECS software, before a scaled-down prototype has been built for experimental testing. Results obtained are described as follows.
A. Simulation Results
Simulation parameters chosen are provided in Table I , with which Fig. 17 is plotted by connecting a dc voltage with ripple of 10 rad/s to the inverter. The captured voltage and current ripples in the figure can then be used for computing the inverter input impedance at 10 rad/s as follows:
where M V and M I are the respective peak-to-peak ripple amplitudes of the input voltage and current, and θ is the phase shift between the input voltage and current ripples. Impedances at the other frequencies can similarly be computed by the same method to arrive at Fig. 18 , where the inverter forward input and reverse output impedances are plotted with the proposed scheme. Both impedances are obviously close, positive, and resistive in the low-frequency range. They, therefore, match well with the theoretical plots shown in Fig. 13 . 0.7 p.u. are shown. In both cases, oscillations observed with the proposed scheme are always smaller by around 50%. The proposed scheme is, therefore, found to have better damping, which certainly, is expected because of the positive inverter resistance introduced by the proposed scheme in both forward and reverse directions. Fig. 22 next shows the simulated results obtained when the DAB voltage gain g has been lowered intentionally (or unintentionally due to parameter drifting in practice). The converter stability is thus deteriorated, as reflected by the larger oscillations noted in Fig. 22 when power step changes between −5 and 5 kW. The deterioration is, however, more severe with the conventional scheme, especially during its reverse-to-forward power flow transitions. As explained, they are caused by the forward negative impedance of the inverter when controlled by the conventional scheme. The proposed control, on the other hand, produces smaller and more matching oscillations in both forward and reverse power flows, which undeniably, are contributed by its matching positive forward and reverse impedances. The proposed scheme can, therefore, offer a more uniform behavior that is less sensitive to parameter variations. Fig. 23 then shows the results obtained with the proportional impedance controller added for controlling the inverter. Its control diagram is thus that shown in Fig. 10 , while the DAB is still controlled by the dc-link voltage regulation scheme shown in Fig. 4 . Also shown in Fig. 23 is the results obtained after replacing the proportional impedance controller with a PI controller. These results clearly show that with a PI controller, the dc-link voltage regulation is faster, but at the expense of significant power flow error in the steady state. Explanation for such observation has been provided in Section III, which is why the proportional impedance controller has been proposed instead.
B. Experimental Results
Fig . 24 shows the layout of the experimental setup with its parameters provided in Table II . The setup is controlled by a dSPACE DS1006 platform, from which the power curves are computed and outputted through the dSPACE DS2004 board (digital-to-analog conversion) for observation on the scope. Fig. 25 shows the first set of results obtained, while stepping the cascaded converter between supplying 600 and −600 W. The observation noted is the close agreement between experimental and simulated results shown in Fig. 19 . Matching experimental results with an unbalanced single-phase sag to 0.5 p.u. has also been captured in Fig. 26 . The DAB voltage gain g is next lowered intentionally (or unintentionally in practice because of parameter drifts) to deteriorate the converter stability. Figs. 27-29 show the observed results, which as expected, are more oscillatory with large overshoots experienced by the DAB subconverter when the conventional scheme is used (before dashed lines in Figs. 27 and 29) . Reliability of the DAB subconverter may, therefore, be a concern. In addition, the conventional scheme does not have consistent forward and reverse damping performances, which as explained, is due to its different forward and reverse impedance interactions. More conforming interactions are, therefore, preferred, which in the figures, are introduced by enabling the proposed scheme after the dashed lines marked in the figures. The outcome is smaller and more matching oscillations, which certainly, are expected and preferred. In addition, the DAB subconverter and inverter now experience roughly the same peak oscillations, which will, hence, prevent uneven stressing between them. The proposed control scheme is thus effective with improved bidirectional stability. Fig. 30 finally shows the experimental results obtained before and after replacing the proportional impedance controller with a PI controller. The power reference is still a periodic wave stepping between 600 and -600 W. As observed, replacement of the impedance controller with a PI controller may have caused the dc-link voltage regulation to be slightly improved, since both DAB and inverter are now performing integral voltage regulation with zero steady-state error. The tradeoff is power flow through the cascaded converter no longer followed its periodic reference. To regain control of the power flow, proportional impedance controller is, therefore, used without compromising dc-link voltage regulation, which is already enforced by the DAB.
V. CONCLUSION
With a constant-power-controlled subconverter connected to a voltage-regulated subconverter, the resulting cascaded converter will experience different forward and reverse impedance interactions. Stability of the converter in one power flow direction will, therefore, not necessarily imply stability when the power flow reverses. To nullify this difference, an impedance coordinative control is proposed in this paper, and tested with a DAB subconverter tied to a three-phase inverter. The resulting cascaded converter is shown to have better stability in the forward direction, in addition to matching positive impedances in both power flow directions. The proposed scheme is thus more stable and suitable for bidirectional applications, as proven through Nyquist analysis, simulation and experimental testing at 400 W. The proposed scheme can also be used with other cascaded topologies and modulation techniques, as will be generalized through a future work. Moreover, it can be extended to a higher power level, where better stabilization of the cascaded converter has been demonstrated through Nyquist analysis. 
APPENDIX Parameters in Analysis and Simulations
